

US006230215B1

(12) United States Patent

Fadavi-Ardekani et al.

(10) Patent No.:

US 6,230,215 B1

(45) Date of Patent:

May 8, 2001

(54) ON-DEMAND TRANSFER ENGINE

(75) Inventors: Jalil Fadavi-Ardekani, Orefield;
Srinivasa Gutta, Allentown, both of PA
(US); Walter G. Soto, Irvine, CA (US);
Avinash Velingker, Orefield, PA (US);
Daniel K. Greenwood, Red Bank, NJ

(US)

(73) Assignee: Agere Systems Guardian Corp.,

Miami Lakes, FL (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35


U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/188,904

(22) Filed: Nov. 10, 1998

Related U.S. Application Data

(60) Provisional application No. 60/065,855, filed on Nov. 14, 1997.



(56) References Cited

U.S. PATENT DOCUMENTS

5,555,390 •	9/1996	Judd et al	395/434
5,594,927 •	1/1997	Lee et al	398/886
5,794,069 *	8/1998	Chisholm et al	395/522

* cited by examiner

Primary Examiner—Robert Beausoleil Assistant Examiner—Xuong Chung-Trans

(74) Attorney, Agent, or Firm-William H. Bollman

57) ABSTRACT

An on-demand transfer (ODT) engine is located in each peripheral in a host/peripheral system communicating using a burst mode bus, e.g., a PCI bus. Each peripheral transfers blocks by setting, e.g., a starting address and block size of a data block to be transferred. Importantly, the starting location of a data transfer stream is maintained in a common memory area, e.g., in the host, while the length of the data transfer block is maintained in the ODT engine. By maintaining the length of the data block in the ODT engine, the peripheral can change the length of a block in a continual data stream on the fly, without the need to communicate with the host computer or common data transfer device such as a DMA. In the disclosed embodiment, up to 128 data streams may be simultaneously transferred.

22 Claims, 37 Drawing Sheets




FIG. 1




FIG. 2

MEMORY




FIG. 3A

DYNAMIC STREAM INTERRUPT QUEUE




FIG. 34(1

	2	inter
ĺ	2	HSIQ Po
	4	nt Host
	2	Curre
	9	
	7	:
	∞	
	6	
	10	
gister	11	rved
(폭구) 8	12	Rese
Pointer	13	
enan) 1	14	
n Interrupi	15	
t Stream	Bits	Field
Current Host Host Stream Inter	Mode	R/₩
Current	Add	EE.

Bits	Field	Description
15-8	15-8 Reserved Reserved	Reserved
7-0	Current Host	The CHHP pointer will be updated by the HOST to point to the next location in the HSIQ, after the HOST has serviced the current interrupt in
	HSIQ Pointer	the Host Stream Interrupt Queue. This pointer can be viewed as a water mark indicating the ODI where in the HSIQ the host is pointing to.
		When the ODT is making entries into the HSIQ and the HOST cannot keep up with the servicing of the interrupts, the HSIQ will be filled up
		and this condition is indicated when the CHHP pointer is pointing to the current HSIQ pointer of the ODI. This is a HIS Queue full condition
		and will be indicated to the HOST through the ODT EMERGENCY STOP interrupt and the "R" bit of the Register H.OX6D will be set.
		Upon ONT initialization this pointer should be pointing to the last location in the gueue, indicating the entire gueue is empty. The pointer
		provides an advantage to the HOST ISR that it can service as many interrupts as possible when invoked and before exiting, the ISR can
		update the CHHP to point to the next location that needs servicing. The CHHP pointer is a word aligned pointer.
		= 0 (Default). CHHP pointer not initialized.
		= X, CHHP pointer updated by host to point to the next location in the HSIQ.

32 BIT STREAM POINTERS




FIG. 3C DATA STREAM CYCLIC BUFFERS




FIG. 4

ODT




FIG. 5A

STREAM REQUEST QUEUE




FIG. 5B

STREAM PARAMETER TABLE




FIG. 5C STREAM DATA STORAGE




FIG. 6

STATUS + CONTROL REGISTERS




FIG. 7A




FIG. 7A(1A)

- - - -	5 4 3 2 1 0	Count			itiates a search of the stream request queue.	ned by how the Timer is configured.		clear "Go" bit after one complete pass of the		nich will set ODT's Go bit.			aster access, this bit will cause a maskable ODI	is cleared by HOST reading this SCR register.				sfer session. This count includes PCI latency			
	11 10 9 8 7 6	PCI Clock Count	710	Description	This "Timer Enable" bit uesd by ODI to allow one of two timers to set the "Go" bit which initiates a search of the stream request queue.	. A or B will generate the "Go" bit setting at a fixed interval determined by how the Timer is configured.		when time—out condition occurs ODI's "Go" bit will be set. ODI will clear "Go" bit after one complete pass of the		This "Timer A or B" selection bit is used to select one of the two CAMIL-L Timers A or B which will set ODT's "Go" bit.			When the PCI Clock Counter is done counting bus moster clocks due to the end of a bus master access, this bit will cause a maskable ODT	HOST, and the mask control is done via write to the bit. Interrupt is cleared by HOST reading this SCR register.				Enable bit for 007's counter that counts total number of PCI bus clocks during an ODI transfer session. This count Includes PCI latency	time out or premature termination of PCI bus acquisition.	= 0 (Default), ODT counter is inactive and consuming no power.	
	12 1	CE 35	108		OOT to allo	will general	= 0 (Default), Timer selection not enabled.	ime-out con		it is used to	= 0 (Default), CAMIL—L's Timer—A Selected.	ż	done countir	and the ma		= 0 (Default), CCI Interrupt is not active.		at counts to	tion of PCI t	nactive and	
	13	IDO	4 \ 706		it uesd by	ner A or E	selection 1		ė	selection b	-L's Timer	r-B Selecto	Counter is	to HOST,		terrupt is	active.	counter th	re termina	ounter is i	מיוים
	14	TAB	702 704		Enable b	d, the Tir	t), Timer	enabled c	lest Queu	A or B	t), CAMIL!	-L's Time	CI Clock	interrupt,		t), cci ir	terrupt is	or 00T's	prematu	t), 00T c	inter is
00T System Control Register (SCR)	15	TEN	200		his "Timer	Once enabled, the Timer	0 (Default	= 1, Timer enabled and	Stream Request Queue.	his Timer	: 0 (Default	1, CAMIL-	hen the P(DIAGNOSTIC interrupt, to	Reads	0 (Default	= 1, CCI Interrupt is active.	nable bit f	ime out or	O (Defaul	= 1 ODT compler is active
trol Regis	Bits	Field				ō		11	জ		16	11					11				
tem Cont	Mode	22		Field	1-EN					T-AB			133	(PCI Clock	Count	Interrupt)		당	<u>Б</u> оо)	Enable)	
ODT Syst	Add	63H		Bits	15		_			=			13					12			

FIG. 7A(1B)


US 6,230,215 B1

FIG. 7A(2)

ſ	1	\neg	ſ					_													
	1 0				This "Timer Enable" bit used by ODT to allow one of two timers to set the "Go" bit which initiates a search of the stream request queue.		= 1, Timer enabled and when time-out condition occurs ODT's "Go" bit will be set. ODT will clear "Go" bit after one complete pass of the					When the PCI Clock Counter is done counting bus moster clocks due to the end of a bus master access, this bit will cause a maskable ODI	both DSP's, and the mask control is done via write to the bit. Interrupt is cleared by a DSP reading this SCR register.				Enable bit for ODT's counter that counts total number of PCI bus clocks during an ODI transfer session. This bit includes PCI latency time				
	7				n requi	5	lete po					Se a n	ding t				PCI I				
				İ	stream	2 1 2 2	e comp		뺉			will car	නි				include			İ	
	3				of the		fter on		09. s			is bit	þ,				is bit				
	4				search		o et o		et ODT			ess, th	cleared				<u>e</u>			·	
	5	٦			iotes o		ear "G		h will s			ster acc	upt is				er sess				
	9	Reserved			ich initi		¥;		B which			WS MOS	Inter				transf				
1		~			bit whi	3	it 00T		A 01			of o b	re bit.				100 m				
	7			_	3		e se		Timers			end en	e to t				uring (
	œ			Description	set the	ช ช	bit wil		AMIL-L			e to th	io writ		ф;		locks				
	6			Des	ers to) 	.s.		two C			cks du	done		n intern		l bus c		rer.		
	_		i		wo tim		IIs ODT		e E			ster clo	ntrol is		onse a	tempt	of PC		8		
	10				ne of t	9 9 •	ਸ ਼		ct one			ns ma	nsk co		ot c	.E	number	ition.	uming		
	11				allow or	age.	conditio		to sele	S		inting b	いま		and will	Snoo III	total	s acquis	nd cons		
	12	33	5 \708		y 00T to	once enobled, the limst A of B win generate are so bit setting at a fixed interval detailing by four are fined is compared. = 0 (Default), Timer selection not enabled.	time-out		This "Time A or B" selection bit is used to select one of the two CAMIL-L Timers A or B which will set ODTs "Go" bit.	-A Select	= 1, CAMIL-L's Timer-B Selected.	done cou	SP's, and		masked	= 1, CCI Interrupt is un-masked and will cause an interrupt.	nat counts	out or premature termination of PCI bus acquisition.	= 0 (Default), ODT counter is inactive and consuming no power.		
	13	CCI	4 \706		it used b	selection	nd when	ai	ection bi	·L's Timer	-B Select	ounter is	to both [terrupt is	nn-mask	counter th	nination	unter is	active.	
	14	TAB	2 \ 704		Enable bi	i, une iin), Timer :	anabled a	Stream Request Queue.	or B' se	, CAMIL-	L's Timer	I Clock C	DIAGNOSTIC interrupt to		,), CCI In	empt is	r ODT's	oture terr), OOT co	= 1, ODT counter is active.	
r (SCR)	15	TEN	702		Timer I	e enabled (Default	, Timer (am Requ	Time A	(Default	CAMIL-	n the PC	NOSTIC :	es	(Default	E	ole bit fo	or prem	(Default	, OOT co	Reserved
Registe	Bits	Field			iii e	5 "	11 3	<u> </u>	This	0 =	<u> </u>	Whe				<u></u>	E.	a s	= 0	"	
001 System Control Register (SCR)	Mode B	W Fi		Field	1-E		٠		1-A8			23	(PCI Clock	Count	Interrupt)		뜅	(Counter	Enable)		Reserved
I System	Add	63H		Bits	15				14			13	<u> </u>				12	_	<u>.</u>	-	11-0 R
8		سك			<u> </u>																

FIG. 7B

ODT TRANSFER STATUS & CONTROL



	1 0		V718					is cleared and if "I bit is set, streams and		or servicing HOST k mechanism for a DSP1 maskable	
604	6 5 4 3 2	STAT-Stream			test quane:			queue's request "Flog" bit. After this bit i maskable interrupt to occur. Note that the number of DSP interrupts by grouping		by HOST. The HOST ISR is responsible for iterrupting HOST. This provides o feedbac m DSP vio interrupt. This bit will cause	
FIG.~7B(1A)	13 12 11 10 9 8 7	ODT STAT	114 \ 716	Description	'Go" bit used to initiate search by ODI for a valid transfer entry in the stream request queue: = 0 (Default), ODI not active and is at it's power saving state. = 1, ODI is active	001 "Stop" bit used to HALT 00T = 0 (Default), 0DT Engine in ready state.	completed transfer of current active stream and has stopped.	STAT[6] ODT has completed requested stream block transfer and has cleared stream request gueue's request "Flag" bit. After this bit is cleared and (F bit Cleared) appropriate entry in MPRAM'S stream request queue is update, ODT will cause a DSP1 maskable interrupt to occur. Note that if "I" bit is set, then no interrupt will occur even though interrupt is enabled. This feature reduces the number of DSP interrupts by grouping streams and processing them in batches.	pt not active. ive indicating that ODT has completed transfer requested. is cleared by 1st DSP1 read of this TSCR1 register.	STAT[5] ODT is at HOST bank boundary and has deteted HOST's Interrupt "H" bit not cleared by HOST. The HOST ISR is responsible for servicing HOST (HI not clear) cyclic buffer memory and clearing "H" bit, which was previously set by ODT before interrupting HOST. This provides a feedback mechanism for ODT to detect that the next cyclic memory bank was not serviced by HOST and inform DSP via interrupt. This bit will cause a DSP1 maskable	interrupt to occur. = 0 (Default), Interrupt not active. = 1, Interrupt is active indicating HOST has not serviced previous bank. Note: This interrupt is cleared by 1st DSP1 read of this TSCR1 register.
_	1	S	712 77		"Go" bit used to init = 0 (Default), ODT n = 1, ODT is active	b bit used cult), ODT E	Engine as	completed referred in interrupt will gethem in the	ault), Intern errupt is act iis interrupt	ODT is at HOST bank cyclic buffer memory ODT to detect that 1	to occur. ault), Intern irrupt is act
Control R	15	5				001 "Sto = 0 (Def	= 1, 00	ODT has appropric then no processin	= 0 (Del = 1, Int Note: 1	OOT is a cyclic but 00T to d	interrupt = 0 (Def = 1, Inta Note: THi
007 Transfer Status and Control Register 1	Mode Bits	R Field		Field	ပ	S		STAT[6] (F bit Cleared)		STAT[5] (HI not clear)	
001 Tra	Add	H09		Bits	15	14		13		12	

US 6,230,215 B1

FIG. 7B(1B)

STAT[4] (HOST Stream Interrupt Queue Collision) STAT[3] (Emergency STOP by ODT)
= 0

US 6,230,215 B1

07/08/2004, EAST Version: 1.4.1

		0				•	•	eno or :						#15 & #14		#15 & #14			苦多	m control	
		2					:)! will set this bi						ntrol Register bits		itrol Register bits			ndependently, the	Refer to ODT syst	
604		4 3	Reserved					to this bit by DSP1 is an indication for ODT to wake up and process stream request queue. ODI will set this bit to one						AMIL-L's Timer-A can also set this "Go" bit TSCR1[15]=1 via enable control in ODT's System Control Register bits #15 & #14		CAMIL—L's Timer—B can also set this "Go" bit TSCR1[15]=1 via enable control in ODT's System Control Register bits #15 & #14		dnene.	"Go" bit can be set by multiple independent sources, and each "Go" request must be serviced independently, the "Go" bit	for each source and Or'ed tagether. The state of this Or'ed signal is indicated by "Go" Bit. (Refer to ODT system control	
		6 5				: dnene:		s stream r	i	ë		•		control in		control in	(i.e.SCR[15,14]).	n request (request n	is indicate	
						ednest		COCES		es Ses				anable		nable		strean	ද	signal	
$\overline{}$		7		i	ے	tream r		e d		왕				i Yi		:1 via		entire	nd eac	Ored Ored	
FIG. 7B(3A)		8			Description	in the st	is eff	o wake u	t or ilmer	it. Possil				SCR1[15]		SCR1[15]=		ss of the	sources, o	te of this	ol bits).
2		9	\	,,		lid entry	en to	2 GO 2	֡֝֞֝֟֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֟֝֓֓֓֓֡֓֡֓֓֡֓֡֓֓֡֓֡֓֡֓֡	3 ;	<u></u> ,	<u></u>	5-1-1	註 %		• •		plete pa	endent	The sta	pt contr
FIG.	(TSCR1-Write by Peripheral (e.s. DSP))	10	STAT Interrupt MASK	1716		for a va	= 0 (Default), Nothing happens to 00T when Zero is written to this Bit.	dication for	HOSI, US	be multiple source that can set UUI's Go bit. Possible sources are:	DSP1 write to this Go bit via ISCR1[15]=1	DSP2 write to it's "Go" bit via TSCR2[15]=1	OST write to it's "Go" bit via TSCR3[15]=1	set this "(et this "G	•	one com	tiple indep	together.	r more detailed description of interrupt control bits).
	eripheral	11 10	AT Inter			OT search	when Zer		such as	that car	ج اعز	60. bit vi	Go bit vi	can also		an also s		only after	et by mu	and Or'ed	escription
	Vrite by P	12	 S			iate an C	15 to 00T	t by DSP.	VI agent,	ole source	to this	to it's	to it's	Timer-A	₹	limer-8 c	<u>=</u>	So. bit	can be s	Source	letailed d
	TSCR1-1	13		↓		= = = =) happer	i this bi	ار الله الإد الله الله	e multi	P. write	P2 write	ST write	MIL-L's	.e.SCR[15,14]).		SCR[15	ar this	<u>نځ</u> د.	for each	more (
		14	S	2 /1/		d by DSP	.), Nothing	a One to	awaken t		• ਲ	• S	오	ಶ •	ڪ	ਤ	ڪ	OT will cle	c) Since this	is latched	register for
	001 Transfer Status and Control Register 1	15	၁	712		o" bit use	Oefault	1, Writing	en it has	Note: a) There can								₹	জ ত	.22	2
	puo sm	Bits	Field			چ	īī	11 -	\$:	₽_											
	nsfer Stat	Mode	*		Field	9		•													,
	001 Trai	Add	H09		Bits	15		-													

US 6,230,215 B1

FIG. 7B(3B)

41	S	ODT " Stop" bit used to HALT ODT = 0 (Default), No Request To STOP ODT State Machine by DSP1 Pending. = 1, ODT Engine has completed transfer of current active stream and has stopped. Note: Writing a 1 to this bit is only a request, and only ODT will actually set this bit to 1; so that DSP1 can read it, thus knowing ODT is now in a power saving idle mode.
13-8	STAT	These bits are the interrupt mask control bits for the corresponding STAT[6:1] Interrupt Sources:
	Interrupt MASK	Interrupt = 0 (Default), Interrupt is disabled (Mask On) WASK = 1, Interrupts are enabled (Mask off)
7-0	Reserved	7-0 Reserved Reserved for future use.

US 6,230,215 B1

ſ			ſ	T	2 2 2		
	긔				. One 60° bi	_	
	-	l	l	ŀ	bit to the the syste	9 ODT	
	\dashv		-		this ster b ster b ster b cool.	cnowin	
	7	.			ill set I Regi Jepend	Thus 1	
	3		į		Contro	ž.	
604	_		i		eue. stem (servic	on red	
5	4			ļ	est que l'es syr	OST ca	
	2				in OD in OD set que est que dicate	that H	
					ueue: ontrol ontrol requ requ) os :	
	ဖ	8			cess ; cress ; are: are: are: ble co	t	
		Reserved			nn requ urces in enc in enc or ed or ed sits).	ped. Ihis bi	
				<u>.</u>	stread up on up on the so. ble so ble so ble so ble so the es, on the es, on the other of this black of the other of the o	s stop set 1	
(5	∞			Description	n the wake wake or limpor limp	ding. nd ha ctually	
7 <i>E</i>	6			ě	antry i bo this to this to this to this to this to this to the total t	on Pen Sem o will o	
r i					titten (fitten (fitten (fitten (fitten (fit))) NP " [[15]= " [6" " [6" " [6" "]6" "]6" "]6" "]6" Lindepe no of of the complete (fitten fitten (fitten fitten	y HOS ve sys r ODT	
FIG. 7B(5)	9				lor a is wr cation (1051, i Set OCST, i Set OCST, i TSCR? TSCR? TSCR? TSCR? t this t this r one r one rapidible taget scription	t actional	
	11				sorch Zero Zero I dero Sero I as h Sero I as h Sero	te Mac currer est, a	
HOST)	_				ODT se f when the control of the con	T Stafer of requirements	
. <u>À</u>	12				to 000 yy HOS yy HOS yy HOS ougent ougen ougent oug	OP OD transforms only o	
3-Kii	_				initiat pens bit bit by y 001 ultiple ultiple tit bit (15,14 this bit this bit	ALT OI To ST Meted oit is	
(TSCR	13		-714		by HOST to initiate an ODT search for a valid entry in the stream request queue: Nothing happens to ODT when Zero is written to this Bit. One to this bit by HOST is an indication for ODT to wake up and process stream request queue. ODT will set this bit to one waken by any ODT agent, such as HOST, DSP1, DSP2 or Timer. • CAMILL'S Go, bit via TSCR2[15]=1 • DSP2 write to it's "Go" bit via TSCR2[15]=1 • LOST write to this "Go" bit via TSCR2[15]=1 • LOST write to this "Go" bit via TSCR3[15]=1 • CAMILL'S Timer-A can also set this "Go" bit TSCR3[15]=1 via enable control in ODT's System Control Register bits #15 & #14 (i.e.SCR[15,14]). • CAMILL'S Timer-B can also set this "Go" bit TSCR3[15]=1 via enable control in ODT's System Control Register bits #15 & #14 (i.e.SCR[15,14]). • CAMILL'S Timer-B can also set this "Go" bit TSCR3[15]=1 via enable control in ODT's System Control Register bits #15 & #14 (i.e.SCR[15,14]). • CAMILL'S Timer-B can also set this "Go" bit TSCR3[15]=1 via enable control in ODT's System Control Register bits #15 & #14 (i.e.SCR[15,14]). • CAMILL'S Timer-B can also set this "Go" bit TSCR3[15]=1 via enable control in ODT's System Control Register bits #15 & #14 (i.e.SCR[15,14]).	to H to H to H comp	
gister 3	14	S			Noth Noth One vake vake or call one one ontro	ODT " Stop" bit used to HALT ODT = 0 (Defauit), No Request To STOP ODT State Machine by HOST Pending. = 1, ODT Engine has completed transfer of current active system and has stopped. Note: Writing a 1 to this bit is only a request, and only ODT will actually set this bit to 1; so that HOST can read it, thus knowing ODT completed house—keeping and is now in idle mode.	
<u>ම</u> ව	15	6	1712		Go bit used (Default), and then it has the fote: a) The fote: b) C (C) S (C) S	Stop Sefault OT En Writing	8
J Cont					"Go" bit used = 0 (Default), = 1, Writing a when it has an Note: a) There b) 01 c) Si is	ODT Stop t = 0 (Default), = 1, ODT Eng Note: Writing completed hou	Reserved
ıtus anı	Bits	Field		P		<u> </u>	1 1
DI Transfer Status and Control Register 3 (TSCR3—Write by HOSI)	Mode	*		등	မ	<i>د</i> ه	Reserved
OT Tra	Add	62H		Bits	7 5	4	5-0

FIG. 7C

HOST & DSP QUEUE DEPTH




									FIG. 7C(1)	7		_		Ś	g /			
100 X	ODT HOST Stream Interrupt Queue & DSP Request Queue Depth	nterrupt	Queue &	DSP Re	nest On	eue Dept	ے							1				
Add	Mode	Bits	15	14	13	15	11	10	9	8	7	9	5	4	3	2	-	0
64H	R/W	Field)_INI	INT_Q_End		i					Req	Req_Q_End			
						 		720						722				
Bits	Field								ŏ	Description	۔							
15–8	INT_Q_End		The 8 bit word aligned pointer pointing to the (End Address+1) of HOST Stream Interrupt Queue Entries, assuming that the HSIQ sare Dword aligned. The pointer is a 32 bit pointer but only the 8 LSB's are used to program the register. Maximum of 254 entries. Example: 1) If the Host Stream Interrupt Queue (HSIQ) start at the host address 0300 0000H and the software application requires 128 HSIQ entrievery HSIQ entry is 16-bit or 2 bytes), then the value to be programmed in the INT_Q_End register is (0300 0000H + (80H*2) = E. Address, 0300 0100H) 80H (the bits 8 through 1 of the End address 0300 008CH and the software application requires 128 HSIQ entries (every HSIQ entry is 16-bit or 2 bytes), then the value to be programmed in the INT_Q_End register is (0300 008CH + (80H*2) = End Address, 0300 018CH) C6H (the bits 8 through 1 of the End address). 2) If the Host Stream Interrupt Queue (HSIQ) start at the host address 0300 008CH ond the software application requires 128 HSIQ entries (every HSIQ entry is 16-bit or 2 bytes), then the value to be programmed in the INT_Q_End register is (0300 008CH + (80H*2) = End Address, 0300 018CH) C6H (the bits 8 through 1 of the End address). = End Address, 0300 018CH) C6H (the bits 8 through 1 of the End address). = End Address, on active and is at it's power saving state. Queue Size is one.	address 254 entri 254 entri 255 entri 256 every 257 every 258 every 258 every 259 every 259 every 259 every 259 every 259 every 259 every 259 every 259 every 259 every 259 every 259 every 259 every	d pointer of the H ies. ies. tream Initro is 1 of 100 H) ream Initro is 1 tream Initro is 1 of 100 H) ream Initro is 1 of 100 H) ream Initro is 1 of 100 H	SIQ are SIQ are SIQ are Serupt Q 6-bit or 80H (th lerrupt Q try is 16 018CH) C o18CH) c	It word aligned pointer pointing to the (End Address+1) of HOST Stream Interrup End address of the HSIQ are Dword aligned. The pointer is a 32 bit pointer bit of 254 entries. If the Host Stream Interrupt Queue (HSIQ) start at the host address 0300 0000 (every HSIQ entry is 16-bit or 2 bytes), then the value to be programmed in the Address, 0300 01000 H) 80 H (the bits 8 through 1 of the End address). If the Host Stream Interrupt Queue (HSIQ) start at the host address 0300 008 (entries (every HSIQ entry is 16-bit or 2 bytes), then the value to be programm = End Address, 0300 018CH) C6H (the bits 8 through 1 of the End address). Let Address, 0300 o18CH) C6H (the bits 8 through 1 of the End address). Let Address, 0300 o18CH) C6H (the bits 8 through 1 of the End address).	End Addragned. The start (10) start through (10) start (10) start bytes), bits 8 the saving	e pointer e pointer at the hu e value tu l of the at the hu then the hrough 1 state. Q	HOST Si sa 32 sis a 32 addresst address addresst addresst addresst addresst addresst ueue Sizueue Sizest sis a 32 addresst address	ream Ir poin bit poin bit poin bit poin ss 0300 grammec ess). ss 0300 be progon in is one is one	ter but of ter but of	ueue Entumly the Bond the sound the	ies, assi LSB's a oftware oftware C_C_End	ming the re used t pplication is (0300 is (pplication register i	t the HSI o program requires 0000H + requires s (0300 (B bit word aligned pointer pointing to the (End Address+1) of HOST Stream Interrupt Queue Entries, assuming that the HSIQ start address the End address of the HSIQ are Dword aligned. The pointer is a 32 bit pointer but only the 8 LSB's are used to program the register. num of 254 entries. 1) If the Host Stream Interrupt Queue (HSIQ) start at the host address 0300 0000H and the software application requires 128 HSIQ entries (every HSIQ entry is 16-bit or 2 bytes), then the value to be programmed in the INI_Q_End register is (0300 0000H + (80H*2) = End Address, 0300 0100H) 80H (the bits 8 through 1 of the End address 0300 008CH and the software application requires 128 HSIQ entries (every HSIQ entry is 16-bit or 2 bytes), then the value to be programmed in the INI_Q_End register is (0300 008CH + (80H*2) = End Address, 0300 018CH) C6H (the bits 8 through 1 of the End address). 2) If the Host Stream Interrupt Queue (HSIQ) start at the host address 0300 008CH and the software application requires 128 HSIQ entries (every HSIQ entry is 16-bit or 2 bytes), then the value to be programmed in the INI_Q_End register is (0300 008CH + (80H*2) = End Address, 0300 018CH) C6H (the bits 8 through 1 of the End address). 2) Default), 00T not active and is at it's power saving state. Queue Size is one.	ster. entries = End (80H*2)
7-0	Red O End The 8 hit pointer pointing to the End Address of the Steam Reguest Office (SRO). The SRO pointer is a 16 hit pointer but only the 8 ISR's	<u>_</u>	hit min	for poin	find to	he Fnd	o sapp	the Str	Am Regis	oet Origin	(CBO)	AT SP	nointer	is a 16	hit point	r hif on	the 8	S. S.
•		E a E	are used to program the register. Maxiumum of 256 entries. Example:	margar	the regist	ter. Max	ciumum o	f 256 ent	ries.					2				
			1) If the SRO starts at the address 3C00H and the software application requires 128 entries, the value to be programmed into the register is (3C00H + 7FH = 3C7FH) 7FH.	e SRO st er is (30	Carts at 200H + 7	the addrayers	ess 3C001	f and the I.	software	applica	ion requ	ires 128	entries, 1	he value	to be pr	ogrammec	into the	
	·	0 ×	2) If the SRQ starts at the address 3045H and the software application requiregister is (3045H + 7FH = 3DC4H) C4H. = 0 (Default), ODT not active and is at it's power saving state. Queue Size is one. = X, number of entries in Transfer Stream Request queue.	e SRQ st er is (31 ODT not of entrie	barts at 1945H + 7 t active as in Trans	the addr 7FH = 31 and is al	ess 30451 OC4H) C41 L it's pow	4 and the 1. er saving est queue	softwarr state.	applica Queue Si	Lion requests is on	uires 128 e.	entries,	the value	to be p	одгатте	2) If the SRO starts at the address 3045H and the software application requires 128 entries, the value to be programmed into the register is (3045H + 7FH = 30C4H) C4H. (Default), ODI not active and is at it's power saving state. Queue Size is one. number of entries in Transfer Stream Request queue.	

PERIPHERAL STREAM POINTERS

Request_Queue_Table_Pointer Parameter_Table_Pointer

	0		
	1		
	2		
	3		
730	4		
•	5		
	9	ے	
	7	SRQTP	
•	80		
	6		
	9		
	=		
ter	12		
Cable Poir	13		
t Ovene	4		
n Reaues	15		
ral Stream	Bits	Field	
00T's DSP Peripheral Stream Request Ove	Mode	₹	
00T's DS	Add	65H	

FIG. 7D(1)

		_		
Description	This 16 bit address is used by ODT to point to the beginning of the Stream Request Queue. ODT will use Req_Q_End value as the size of the	stream request queue.	= 0000H (Default), 001 not active and is at it's power saving state. Pointer at highest value.	= X, address that ODT will use to point to stream request queue.
Field	SRQTP			
Bits	15-0			

ı	_		r		
	0				used by 001 to point to the beginning of the Stream Parameter Table. ODI will use SPTP Pointer and increment 4 words voint to a valid stream parameter table. I not active and is at it's power saving state. Pointer at highest value. Will use to point to stream request queue.
					년 4
					reme
	2				년 일
					ib Jeg
	3				Poin
					SPIP
	4				nse
2					e. 90
732	မ				Tabl
1		SPTP			meter ighest
	-	,			used by 001 to point to the beginning of the Stream Parameter Table, sint to a valid stream parameter table. not active and is at it's power saving state. Pointer at highest value, will use to point to stream request queue.
				tion	ream
	∞			Description	the Si
	6			۵	g of (), g sta ueue,
					inning table savin est q
	2				e beg neter ower requ
	<u> </u>				to the parar parar it's param tream
	13 12 11 10 9				used by ODI to point to the beginning joint to a valid stream parameter table. I not active and is at it's power saving will use to point to stream request qu
	7				to Figure 19 Sint Point
					y OD a va ctive e to
	13				sed by to not a sill us
	\vdash	<u> </u>			is u o poii 001 v
ointer	4				Idress om t oult), thot
ble P	_				This 16 bit address is used by 001 to point to the beginning of worth per stream to point to a valid stream parameter table. = 0000H (Default), 001 not active and is at it's power saving state X, address that 001 will use to point to stream request queue.
er 10	≌		•		16 th pe 000H odd
ramet	S	2			isi P 0 X
E E	Bits	<u>ن</u>		9	<u>م</u> ـ
001's DSP Stream Parameter Table Pointer	Mode	R/W Field		Fied	SPIP
OSP	X			<u> </u>	0
20T's	Add	H99		Bits	15-0
_			-		

FIG. 7E ODT STREAM PARAMETER TABLE




FIG. 7E(1A)

00T's (001's Current Stream Request Queue Entry Register	r Request	Queue	Entry R	egister							ļ			ŀ			}	.			}		_
Add	Mode	Bits	15	14	£ 1	12		11	10	6		∞	_	و	\dashv	2	4			7		\dashv	0	
H/9	œ	Field	3	L	_	 			Bloc	Block Size								Stre	Stream #					
			114	112	۲.	077				.768						-	740				ŀ			-
Bits	Field										Desc	Description												
15	3	HOST In HOST.	HOST Interrupt "Mask" HOST.	t Mask	鮮	bit. This bit alows ODI to make entries in HOSI Steam Interrupt Queue, but does not cause an ODI Interrupt to the	t alows	901 1	o make	entrie	s in H	ST Ste	am Int	empt	Quene,	but d	0es 110	t caus(8	OT Inte	arrept .	s Ş	_	
		= 0 (= 1, (Note:	 = 0 (Default), HOST will be interrupted after an new entry to Stream Interrupt Queue by OD = 1, ODT will not cause an interrupt to HOST due to a new entry in HOST Interrupt Queue. Note: ODT will clear this bit after the block request has been completely transferred. 	HOST in not car	ise be bit an bit an	rill be interrupted after an new entry to Stream Interrupt Queue by ODT. ise an interrupt to HOST due to a new entry in HOST Interrupt Queue. is bit after the block request has been completely transferred.	oted of ot to be block	ter an 10ST di sk raqu	new er Je to a Jest has	ntry to new e	Stream ntry in comple	Interr HOST tely tre	upt Qu Interru	eue by pt Que xd.	. 00T. ue.									
4	L	Transf	Transfer Request "Flag" bit is used by ODI to accept and acknowledge the request for a steam's block transfer. The acknowledge of completed transfer occurs via a maskable interrupt based on ODI clearing M and F bits after requested block has been transferred.	ast "Flag	g bit i	s used	by 00 iskable	T to a intern	cept a	nd ack	nowledg ODT cle	te the aring 1	request and	for a	steam after re	s bloc	k trans d bloci	sfer.] k has [he ack been tr	ransfer		Б		
		= 0 (Default), OT has	No request to the second secon	luest presente	ending. d to pe	Tom inform	mill cor a data	tinue v	rith nev transfe	rt volid r.	entry.												
·		Note:	Note: a) ODI will clear this bit after the block request has been completely transferred. b) ODI will also generate a maskable ODI STAT interrupt after "f" Bit is cleared.	***	our this 30 gene	e e e e	ter the maska	block ble 00]	requesi STAT	t has tinterrup	een co ot after	mpletel	y trans it is cl	sferred.										
			c) Sun	c) Summary of (1, 1)	(E.) (E.) (E.)	(M,F) settings: = 00T access to DSP RAM space (FPRAM, MPRAM or External RAM)	ss to t	SP R¥	Space	(FPR	K, MPs	AN or	Extem	ı RAK)										
			•	.e		= 0DT access to DSP RAM space (FPRAM, MPRAM or External RAM).	S to	SP R	. Spac	e (FR	SK, KPS	AN or	Extern	al RAIL,	<u>.</u>									
			• •	- - - -		= Reserved. = 001 has completed transfer request or indication that no transfer request by DSPs or HOST is present.	comple	ted tr	ınsfer 1	equest	or indi	ication	that n	o tran	sfer rec	uest b	y DSPs	도 동	ST is p	present				

US 6,230,215 B1

FIG. 7E(1B)

13	۵	Transfer "Direction" Indicator bit used by 001 to determine direction of requested block transfer.
		= 0 (Default), RX direction active which is from DSP memory to HOST system memory.
		= 1, IX direction active which is from HOSI memory to USP memory.
12-7	Block Size	12-7 Block Size Number of words in a block which is requested for transfer. Maximum of 64 words in a block.
		= 0 (Defautt), Block size is one word deep.
		= X, number of words in a block.
0 <u>-</u> 9	Stream	6-0 Stream# This stream number is used by ODT to calculate correct location in Stream Parameter Table and during an ODT STAT interrupt session. ODT
	,	will also use this stream number to inform HOST via Steam Interrupt Queue entries which HOST cyclic buffer needs servicing.
		= 0 (Defauit), ODT not active and is at it's power saving state. Pointer to first stream.
		= X, desired stream to be transferred.
		Note: A maximum of 128 streams are possible.

US 6,230,215 B1

FIG. 7E(2A)

FIG. 7E(2B)

US 6,230,215 B1

FIG. 7E(3)

00Ts C	NT's Current Stream Parameter Table Register	eam Parc	meter I	흫	Regist	er 2												ŀ			ŀ		ŀ			Ī		Γ
Add	Mode	Bits	55	Ĺ	7	5	<u> </u>	12	=		10		6	13 12 11 10 9 8 7		7			6 5 4 3 2 1	4		~	_	7	_	_	0	1
E 69	~	Field		-						1			오	HOST_ADD_LOW	10							I					~	\neg
					754	7														ı								¥ [
Bits	Field	- -											3	Description	. <u></u>						l			1				Т
15-1	15-1 HOST_ADD_ These bits comprise of	اجّ	ase bits	8	orise c	of the	lower	15 b	its of	‡	HOST	찙	addres	the lower 15 bits of the HOST PCI address AB[15:1] that ODI will use during the streams block transfer. ODI will	<u>₩</u>	귳		nse	during	를 :	fream	දු දු	첫 구	ransfe :	<u>ਰ</u> :	₹	— ·	
	MO1	8	assume that AB[0] is a	at AB	(C)	alway	S Zero	ap	\$ \$	ick to	ransfe	5		always zero due to block transfers are modulo a word boundary and the PCI address points to double word boundaries.	PLOM	De la	ary a	ਸ ਵਿ	5	de la se	ğ	र्ध घ	룡	鲁	g		illes.	\neg
0	8	Į₽	This Bank "B" bit is updated by ODI to point to the current Bank that ODI is currently transferring blocks of data.	F	it is	update	d by (ODI t	o Poi	it to	the c	urren	at Ban	k that		S	ently	transf	erring	blocks	9	jet jet						
		11	= 0 (Default) ODT is	E	9 2 3	s oper	ating i	<u></u>	¹k A,	which	is th	te 1s	st helf	operating in Bank A, which is the 1st half of the HOST cyclic buffer.	동	돐	医足	lfer.										
			= 1. ODT is operating	.ফ জু	erating	.E.	₹	whic	th is t	he 21	절	₩	ŧ	in BANK B, which is the 2nd half of the HOST cyclic buffer.	주 일	ıffer.												_

07/08/2004, EAST Version: 1.4.1


FIG. 7E(4)

00T's (001's Current Stream Parameter Table Register 3	ım Paramı	ster Tob	le Regis	ter	м				i										Ì							
Add	Add Mode	Bits	15	14		13	12	Ξ		12 11 10 9	6			7		စ		2			2		7		8 7 6 5 4 3 2 1	\dashv	0
6AH	œ	Field	> -										OS	DSP_ADDRESS	DRE	SS											
			752	2		746	9																Ì				
Bits	Field											Description	tion											ļ			
15	γ.	This (This DSP "Y space indicator bit is used by ODI to determine which DSP is the DSP address field in the "Current Stream Parameter Table	space i	īgi	ator bi	it is us	d by	00T tr	detern	ine wh	ich DS	Si	the D	S S	ddres	s fie	⊇. •	흥	Curre	it S	tream	Par c	amet	er Teb	<u>.</u>	
		Regist	Register 3" intended to be used. This bit provides a mechanism to identify which DSP is using the current stream.	tended	3	be use	d. This	西西	rovides	o mec	hanism	to ig	ntify	¥ hict	20.2	P is 1	Jsing	鲁	currer	it str	eam.	_					
		0 =	= 0 (Default), DSP address is based on DSP1's memory space.	, DSP o	ddre	3S is	based o	n BSP	l's	mory s	2dCe.																
			25 8	dress is	ğ	ed on	DSP2's	memo	y spa	ස්																	
		Note:	Note: This bit will also be used to distinguish which DSP will be interrupted via TSCR1 or TSCR2. The direction "D" bit will also be used to	1	<u>ح</u> 8	pesn e	to dis	linguis	Y which	h DSP v	¥ii Be	interru	鱼	Yio T.	瓷	<u>6</u>	SCRZ	Ĕ	3 dire	ction	<u>.</u>	苦	1	왕	e used	\$	
		screet	screen ODI TX & RX interrupts.	X & X	E	mupts.	_	,				•															
		TSCRZ	TSCR2. The direction "O" bit will also be used to screen ODI TX & RX interrupts.	direction	ا. ا	苦	vill also	be us	a to	screen	200	& RX	inter	rupts.													Ì
14-0	14-0 OSP_ADDRESS These bits are used to point to the DSP "Y" memory space AB[14:0]. The MSB (AB[15]) is determined by both "Y" and "E" bits in the "Current	SS These	bits or	e used	3	Mint to	o the D	SP "Y	mem	ory spac	e AB[1	4:0]	The L	158	AB	5]) is	dete	Timing 1	id by	Pot	:	B	با سا	Sits ii	n the	ູ້ສົ	rent
		Stream	Stream Parameter Table	neter To	율	Reg 2	Reg 2 & 3.																		i		

US 6,230,215 B1

FIG. 7E(5)


ODT'S HOST INTERRUPT POINTER



	6 5 4 3 2 1 0	
	7	ST_INT_QUE_HIGH
	<u>~</u>	HOST_I
	6	
	10	
	11	
	12	
ter.	13	
inter Regis	4	
	15	
ODT's Host Interrupt Queue High Po	Bits	Field
st Intern	Mode	R/W
ODT's Ho	Add	泛

$FIG. \ 7F(2)$

00T's	ODT's HOST Interrupt Queue LOW Pointer Regist	ipt Queue	LOW Poin	ter Regis	žę.						}			-			-	<u> </u>	.	١	-	\[\]	(_
Add	Add Mode	Bits	15 14	*	13	13 12 11 10		_	2			8	7		9	2		4	~	7	\dashv	-	9	\neg
69		Field					-			운	ST_IN	HOST_INT_QUE_LOW	W01_								1		~	
		1	1								782										Į		5	چ اچ
Bits	Field										Des	Description	اے											
15-1	15-1 HOST_INT_QUE HOST Steam Interrupt Queue Address bits 15 to 1. ODI will assume that Bit 0 is set to zero, and will use these bits to form the address of LOW the HOST PCI 32bits pointer to the top of the HOST Stream Interrupt Queue. ODI will create a cyclic Interrupt Request Queue with a depth	QUE HOS	HOST Steam Interrupt Queue Address bits 15 to 1. ODI will assume that Bit 0 is set to zero, and will use these bits to form the address the HOST Stream Interrupt Queue. ODI will create a cyclic Interrupt Request Queue with a depth	Interrupt 32bits p	Queue 1	ddress of the	bits op of	5 to the H	1. 00T 0ST St	will a: ream I	sume	that B	it 0 is se. 001	set t	o zero :reate	a cycl	will us ic Inte	e thes mpt	e bits Requesi	to for	m the with	oddre o dep	κ 2 je	
		dete Note	determined by "INI_Q_DEPTH" field in the HOST & DSP Queue Depth Register. Note: This register defaults to all zero, and must be initialized correctly before ODT can initiate data transfers.	' "INT_Q jister def	DEPTH" aults to	field ir	the o	HOST &	PSP =	Queue Hiolized	Depth 1 corre	Regist ctly be	er. Ifore 0	OT can	initia	te dat	a tran	sfers.						T
0	~	₽.	An ODI Emergency Error event occurred. This event only happens when the ODIs Current HSIQ pointer matches the Current Host HSIQ Pointer	gency Err	or event	UNDOO!	<u>8</u>	his ev	ant on	y happ	ens w	hen th	e ODTs	Curre	보	Sing.	Jer m	tches	궁 홍	irrent.	- - 1 :	[] [[[inter ii	
		<u>5</u>	(CHHP) register (Table 4 such that the HSIO is a	er (Table	4.20).	4.20). This means that HOST was lagging behind in servicing the interrupts and ODT has caused entries into the HSIV completely full. The event is conveyed to the HOST through the ODT Emergency Stop Interrupt. When this event hap	ons to	nat HC	ST was is con	: laggir rveved	ななな ないない こうしゅう	ind in HOST	servicii throug	라 다 타	inter OOT E	upts o merger	हें इ. इ.	Thas Pointe	caused errupt.	entrie When	s into	the H event	4.20). This means that HOST was lagging behind in servicing the interrupts and ODT has caused entries into the HSIQ completely full. The event is conveyed to the HOST through the ODT Emergency Stop Interrupt. When this event happens	
		훜	the ODI will not transfer any data until the interrupts are serviced and the "R" bit is cleared. This "R" bit must be cleared by HOST or DSP	not trans	fer any	data	章	e inte	-stqur	ore sei	Niced	and th	ъ	eit is	clearec	.≓ ∹	<u>ح</u>	新聞	st E	cleared	<u> </u>	०ऽग ॰	OSP	
		<u>\$</u>	by writing "O" to this bit location. It is the responsibility of the HOST software to service the interrupts in the HSIQ, update the CHMP register	to this	bit loca	tion.	: : :	he res	ponsibil	lity of	the X	OST SO	ftware	to ser	vice t	e inte	mpts	ë Ç	55 50	t pg	e the	불	register	
		B	then clec	r the "R	いない。	restar	the the		ODT wi	start	the (ransfe	s when	ھ ج:	ift off.	_								
		Read	-																					
		0 =	(Default)	, No Eme	srgency	Error E	rent h	30 SC	urred.				•	;										
-		"	= 1, An Emergency Error Event has occurred and must be cleared by HOSI or DSP software.	rgency Er	Tor Ever	t bas	Decurr	oue pa	must	용 골	ared L	* 동	<u>ت</u> م	Sof Sof	ware.									
		₩rite	•																					
		0	= 0, The "R" bit will be	bit will	be cleared.	g.																		
		11	= 1, No effect.	ect																				\neg






FIG. 9
PRIOR ART





FIG. 10 PRIOR ART

DMA CHANNEL



2

ON-DEMAND TRANSFER ENGINE

This application claims priority from U.S. Provisional Application Ser. No. 60/065,855 entitled "Multipurpose Digital Signal Processing System" filed on Nov. 14, 1997, 5 the specification of which is hereby expressly incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates generally to a memory transfer device. More particularly, it relates to a memory transfer device allowing a large number of transfer blocks to be passed over a Peripheral Component Interconnect (PCI) bus in a personal computer.

Many appropriate Many forms a personal computer.

2. Background of Related Art

In traditional Industry Standard Architecture (ISA) based personal computing systems, a Direct memory Access (DMA) controller is responsible for transferring data 20 between host system memory and peripheral input/output (I/O) devices, e.g., a floppy disk, a hard drive, an audio device, etc.

FIG. 9 shows a conventional personal computer (PC) based system including a host processor 906, and a plurality of peripheral devices 902-904. A DMA controller 910 in communication with a PCI bus 140 through the PCI to ISA bridge 907 facilitates the transfer of blocks of data to and from peripheral to peripheral or host to peripheral.

A conventional DMA controller is typically capable of handling a maximum of only four block transfer channels in a single DMA controller mode. One such conventional DMA controller is a Model 8237 available from Intel and found in many personal computers. In enlarged systems, a secondary DMA controller 912 may be included in a master-slave configuration to the master DMA controller 910 to provide a total of up to 7 data stream transfer channels.

FIG. 10 shows the centrally located input/output (I/O) mapped registers defined for each channel in a DMA controller 910, 912. These registers are typically programmed only by the host 906.

Typical registers in a DMA controller 910, 912 are a 16-bit host buffer address (e.g., source start address) register 940, a destination start address register 942, a 16-bit transfer count (e.g., byte count) register 944, and perhaps even an 8-page buffer (not shown). The conventional DMA controller 910, 912 is programmed with a value of the source start address 940, the destination start address 942, and the length of the data block to be transferred (byte count) 944 for each of the 7 data transfer channels.

To initiate a data transfer, a host device must program each of the source start address 940, the destination start address 942, and the byte count 944, and, whenever the peripheral desires to transfer data, send a request to the 55 DMA controller 910, 912 to initiate the data transfer. To transfer buffered blocks of data relating to a continual data stream, particularly buffered blocks of data having a variable length, the byte count register 944 relating to the appropriate DMA channel must be programmed before the transfer of 60 each block of data. Unfortunately, the time required for communication over the PCI bus 140 to affect the appropriate change in the length of the data block (i.e., to update the byte count register 944) limits the total amount of data which may be transferred in any given amount of time.

Although the centralized concept of a DMA controller provides the ability to transfer as many as 7 data blocks, the

transfer requires communication with the centrally located DMA controller 910, 912. Because the conventional DMA controller is centrally located, access may be limiting to certain applications transferring large amounts of data. Moreover, as discussed, applications transferring blocks of data which have a variable length (e.g., some audio applications) require arbitration for the PCI bus 140 and communication with the DMA controller by the requesting device to reset the block length before each data transfer, potentially wasting time, increasing traffic on the PCI bus 140, decreasing efficiency in the data transfer, and expending valuable MIP (million instruction per second) capacity in the requesting device. Thus, management of the data buffer to be transferred is quite limited and does not offer much flexibility to the user in a DMA controller-based system.

Many conventional agents such as an IDE hard disk controller or a SCSI controller have been implemented to use one or two channels of a DMA controller. However, today's computing advances are becoming limited by the relatively small number of block transfer channels made available by conventional DMA controllers. For instance, hardware accelerated multimedia applications would benefit greatly from the ability to transfer more than 7 channels (i.e., data streams) between host memory and peripherals available using today's technology.

There is thus a need for a more versatile and distributed apparatus and method for allowing the transfer of more than 7 data streams in a personal computer (PC) related application.

SUMMARY OF THE INVENTION

In accordance with the principles of the present invention, a block memory transfer module comprises a start address for a block of memory to be transferred. The start address is maintained in memory of a first device, while a length of the block of memory to be transferred is maintained in memory of a second device separate from the first device.

A method of transferring a large plurality of blocks of data over separate data transfer channels in accordance with another aspect of the present invention comprises distributing a plurality of data transfer engines among a respective plurality of devices connected to a data bus, each data transfer engine including a length of a respective at least one of the plurality of blocks of data. A centralized data buffer is maintained relating to one of a source and destination of each of the plurality of blocks of data to be transferred. Each of the plurality of blocks of data is transferred over a separate one of the plurality of data transfer channels based on the length of the plurality of blocks of data established by each of the distributed plurality of data transfer engines.

BRIEF DESCRIPTION OF THE DRAWINGS

Features and advantages of the present invention will become apparent to those skilled in the art from the following description with reference to the drawings, in which:

FIG. 1 shows a computer system including one or more peripherals having an on-demand transfer (ODT) engine in accordance with the principles of the present invention.

FIG. 2 shows the contents of a memory block within the PC system, e.g., in or relating to the host processor, in accordance with the principles of the present invention.

FIGS. 3A and 3A(1) show a circular, dynamic stream 65 interrupt queue in the memory block shown in FIG. 2.

FIG. 3B shows a stream pointer buffer in the memory block shown in FIG. 2.

4

FIG. 3C shows one of up to 128 data stream cyclic buffers in the memory block shown in FIG. 2.

FIG. 4 shows in more detail an on-demand transfer (ODT) engine shown in FIG. 1.

FIG. 5A shows a stream request queue in the ODT engine shown in FIG. 4.

FIG. 5B shows a stream parameter table in the ODT engine shown in FIG. 4.

FIG. 5C shows a stream data storage block in the ODT $_{10}$ engine shown in FIG. 4.

FIG. 6 shows the status and control registers of FIG. 4 in more detail.

FIGS. 7A, 7A(1A) and 7A(1B) show the ODT system and control register of FIG. 6 in more detail.

FIGS. 7B and 7B(1A), 7B(1B), 7B(2), 7B(3A), 7B(3B) to 7B(5) show the ODT transfer status and control register of FIG. 6 in more detail.

FIGS. 7C and 7C(1) show the host peripheral queue depth register of FIG. 6 in more detail.

FIGS. 7D, 7D(1) and 7D(2) show the peripheral stream pointers register of FIG. 6 in more detail.

FIGS. 7E and 7E(1A), 7E(1B), 7E(1B), 7E(2A), 7E(2B) to 7E(5) show the ODT stream parameter table of FIG. 6 in 25 more detail.

FIGS. 7F, 7F(1) and 7F(2) show the ODT's host interrupt pointer registers of FIG. 6 in more detail.

FIGS. 8A and 8B show an operative flow of register information in the disclosed ODT engine constructed in 30 accordance with the principles of the present invention.

FIG. 9 shows a conventional personal computer (PC) based system including a host processor and a plurality of peripheral devices.

FIG. 10 shows the basic registers in a DMA controller ³⁵ relating to each data transfer channel.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

A motivation for development of the ODT engine as disclosed herein is the proliferation of new modem and multimedia applications surrounding "Direct-X" function calls in Microsoft Windows™ operating system. The ODT engine provides a maximum amount of flexibility for a host and any agent to manage transfers across the PCI bus with the smallest impact to processing "million instructions per second" (MIPS) as well as memory relating to both the host and the agents.

Most personal computers (PCs) are conventionally equipped with a Peripheral Component Interconnect (PCI) bus. The PCI bus is a versatile bus over which any agent connected to the PCI bus can acquire ownership of the bus.

The PCI bus is currently a best candidate bus to provide access to system resources in a burst mode with low processor overhead. The PCI bus standard was developed in response to a marketplace which was becoming crowded with various permutations of local bus architectures implemented in short-sighted fashions.

The first release of the PCI bus specification, version 1.0, 60 became available on Jun. 22, 1992; Revision 2.0 became available in April of 1993, and Revision 2.1 of the specification became available in the first quarter of 1995. All three of these revisions are specifically and explicitly incorporated herein by reference.

The PCI bus can be populated with adapters requiring fast access to each other and/or system memory, and that can be

accessed by a host processor at speeds approaching that of the processor's full native bus speed. It is important to note that all read and write transfers over the PCI bus are burst transfers.

The length of the burst is negotiated between the initiator and target devices and may be of any length.

In the disclosed embodiment, the ODT engine is situated between PCI Bus Interface Logic and multi-ported random access memory (RAM) shared by two DSPs.

The PCI bus, unlike the conventional ISA bus, has the capability for peer-to-peer transfers. In a peer-to-peer transfer, any agent on the bus can transfer data directly to another agent on the bus. The capabilities of PCI bus has enabled the development of a distributed data transfer architecture including what is referred to herein as an on-demand transfer engine in each relevant peripheral which will transfer blocks of data.

In this distributed architecture, any agent that requires transfer of data to or from the host memory or to or from a peer agent preferably defines required block data capabilities consistent with the needs of the agent. For example: a hard disk controller may require only one or two block transfer channels for data transfer, whereas an audio accelerator for multimedia applications may require as many as 8 or many more block transfer channels. Other multimedia applications which can benefit from a high bandwidth data transfer capability include MPEG decoders and video accelerators. Conventional DMA architecture is not only limited as to the number of available data transfer channels, but also becomes quite cumbersome as a centrally located device as the number of data transfer channels increases, e.g., up to 128 as are provided by the disclosed embodiment.

The present invention defines a scaleable architecture, i.e., an ODT engine which is targeted for use in any data transfer application. An ODT engine in accordance with the principles of the present invention provides many features that are not available using conventional DMA controllers, including the ability to support large numbers of block transfer channels.

The disclosed embodiment of an ODT engine is a scaleable data transfer module that can support the transfer across a PCI bus of anywhere from 1 to 128 (or more) independent data streams or block data transfer channels for high bandwidth applications. The data can be transferred from host to agent or agent to agent. Each of these 128 streams of data can be of any arbitrary data type, e.g., stereo audio samples, voice samples, modem data, modem bulk delay data, filter coefficients, command control data, and/or DSP program code.

The disclosed ODT engine includes a set of registers that are preferably located in a shared memory location which is accessible by the host and/or any relevant peripheral agent (e.g., a Digital Signal Processor (DSP)). Preferably, as in the disclosed embodiment, the shared memory location is I/O mapped into host I/O memory space.

All pertinent channel information, i.e., start address, word count, and block count for each channel, is programmable. However, as will be described in more detail, the block count for each data transfer block is maintained in a separate memory location, e.g., in the ODT of the relevant peripheral to enable the peripheral to change the length of the data block "on-the-fly". This greatly reduces MIP overhead, particularly with respect to ongoing data streams having variable block sizes as are present in audio applications.

The disclosed ODT engine also includes a flexible interrupting scheme to both the host and to the relevant peripheral agent. Moreover, a plurality of transfer modes are available, e.g., for transfer of data or code overlays.

FIG. 1 shows a computer system including one or more peripherals having an on-demand transfer (ODT) engine in accordance with the principles of the present invention.

In particular, a typical computer system will include a host processor 106 and one or more peripheral devices 102-104. In accordance with the disclosed embodiment, each peripheral device 102-104 which will request the transfer of data will include an ODT engine 100, e.g., ODTs 100a and 100b in the peripheral devices 104 and 102, respectively.

The host 106 and the peripheral devices 102, 104 communicate with one another over an industry standard PCI bus 140. Although the present invention has been described with respect to an embodiment utilizing the PCI standard bus, the principles of the present invention are equally applicable to other bus standards, but particularly to a bus standard implementing burst communications.

A memory block 110 is located somewhere in the PC system, e.g., in the host 106. However, in accordance with the principles of the present invention, the memory block 110 may be located anywhere accessible by the PCI bus 140, including in either of the peripheral devices 102, 104.

FIG. 2 shows the contents of an exemplary memory block 25 110 within the PC system, e.g., in the host 106, in accordance with the principles of the present invention.

The memory block includes a dynamic stream interrupt queue 202, a buffer of from 1 to 128 stream pointers 204, and from 1 to 128 data stream cyclic buffers 206.

FIGS. 3A and 3A(1) show an exemplary circular, dynamic stream interrupt queue in the memory block shown in FIG.

In particular, column 330 in FIG. 3A indicates whether or not the entry in the dynamic stream interrupt queue 202 is a valid entry ('1') or an invalid entry ('0'). Column 332 indicates the bank number which is to be transferred, e.g., see FIG. 3C. Column 334 indicates a direction of the data transfer, e.g., a '0' indicates a transfer from a peripheral to the host, and a '1' indicates a transfer from host to the peripheral. Column 336 includes the status bits indicating the type of interrupt which is being activated. These bits relate to the host's perspective, and are preferably the same as the six bits from the peripheral's perspective shown in the ODT Stat register 716 of FIG. 7B. Column 338 represents the stream number, i.e., channel number.

FIG. 3A(1) is a table showing one exemplary implementation of a host stream interrupt queue pointer register.

FIG. 3B shows an exemplary stream pointer buffer in the memory block shown in FIG. 2. Each entry 340-346 is a 32 bit stream pointer indicating the current address of the ODT engine. Two 32-bit stream pointers 340, 342 or 344, 346 correspond to each data stream. Each 32-bit stream pointer indicates the starting address in the host cyclic buffer 206, 55 e.g., as shown in FIG. 3C.

FIG. 3C shows one of up to 128 data stream cyclic buffers in the memory block shown in FIG. 2, and is otherwise known as a host cyclic buffer. Note, for instance, that the 32-bit stream pointer 340 in the example of FIG. 3B 60 indicates the address of the top of bank 350 shown in FIG.

The entries 361-363 shown in FIG. 3C represent the blocks of data being transferred. In operation, after, for example, data block 361 is transferred, the memory address of the starting address of the data block 362 is input into the 32-bit stream pointer 342 (FIG. 3B).

Data blocks 371-373 are similar blocks of data to be transferred, but from/to the alternate bank 352. The use of two banks 350, 352 allow operation in a ping-pong fashion. Preferably, to avoid conflicts, host and peripherals do not operate on both banks 350, 352 simultaneously.

In operation, the ODT engine generates a stream interrupt to the host whenever the ODT engine reaches the end of a bank 350, 352. At substantially the same time, an entry is written into the host stream interrupt queue 202 to initiate a service interrupt.

FIG. 4 shows in more detail an on-demand transfer (ODT) engine shown in FIG. 1.

In particular, as shown in FIG. 4, the disclosed embodiment of an ODT engine 100 includes various status and control registers 408, a stream request queue 402, a stream parameter table 404, and stream data storage 406.

FIG. 5A shows a stream request queue 402 in the ODT engine shown in FIG. 4.

Each row in FIG. 5A represents individual entries 520-522, and the columns 502-510 represent the contents of each entry 520-522. For instance, column 502 is a mask bit to allow masking of the relevant interrupts. Column 504 is a flag indicating whether or not the stream request is active ('1') or inactive ('0'). Column 506 indicates the direction of the data transfer being requested. Column 508 indicates the size of the block of data being transferred, e.g., the number of words to be transferred. For instance, in the disclosed embodiment, the actual number of words transferred is one more than that indicated in the size column 508. Column 510 is the stream number.

The entry 504 is a flag bit in the stream request queue 402 which represents the validity of an entry. For instance, a flag bit 504 of '1' indicates a valid interrupt request, whereas a flag bit 504 of '0' is generated after the peripheral has serviced the relevant interrupt and clears the flag bit 504.

FIG. 5B shows a stream parameter table in the ODT engine 100 shown in FIG. 4. The stream parameter table 404 shown in FIG. 5B shows three separate entries relating to three respective data streams. Each entry includes a set of information relevant to where the data is located both on the peripheral side and the host side.

FIG. 5C depicts a stream data storage block 406 in the ODT engine 100 shown in FIG. 4. The stream data storage block 406 includes a plurality of data streams to be transferred.

FIG. 6 depicts various status and control registers implemented in the ODT engine 100 in the embodiment shown in FIG. 4. The disclosed embodiment includes an ODT system and control register 602, an ODT transfer status and control register 604, a host and peripheral queue depth register 606, peripheral stream pointers register 608 including a peripheral stream request pointer and a peripheral stream parameter table pointer, an ODT stream parameter table 610, and the host interrupt pointer register 612. The ODT system and control register 602 is shown in more detail in FIGS. 7A, 7A(1) and 7A(2), the ODT transfer status and control register 604 is shown in more detail in FIGS. 7B and 7B(1) to 7B(5), the host and peripheral queue depth register 606 is shown in more detail in FIGS. 7C and 7C(1), the peripheral stream pointers register 608 is shown in more detail in FIGS. 7D, 7D(1) and 7D(2), the ODT stream parameter table 610 is shown in more detail in FIGS. 7E and 7E(1) to 7E(5), and the ODT's host interrupt pointer register 612 is shown in more detail in FIGS. 7F, 7F(1) and 7F(2).

A time-out event may be established with a programmable ODT timer that is under host or peripheral control. Such a

timer would provide an automatic method of setting the "Go" bit in the ODT Transfer status and control register 604, e.g., every 1 usec to every 100 msec. The "Go" Bit may be automatically cleared when the ODT has sequenced through one complete pass of the Stream Request Queue.

The ODT preferably enters an idle state (e.g., goes to 'sleep') when the "Go" bit is deactivated. This provides the host and peripherals with a mechanism to determine whether any ODT engine is actively transferring data or is idle. Additionally, this scheme allows the relevant ODT transfer 10 402 until all the SRQ entries 520-524 are exhausted. rate to adjust dynamically to match stream bandwidth requirements at any given time, and also saves power by reducing the number of memory accesses.

FIG. 8 shows an operative flow of register information in the disclosed ODT engine constructed in accordance with 15 the principles of the present invention.

A specific implementation of the various registers in the ODT engine 100 are described in the following tables. It is to be understood that the specific bits, sizes, addresses and other features of the registers and memory in or relating to 20 the ODT engine 100 may be quite different from those disclosed herein but remain covered by the principles of the present invention.

In operation, an agent or particular application will request a data stream transfer from the ODT engine 100 by 25 programming an entry 520-524 in the Stream Request Queue (SRQ) 402. The disclosed SRQ entry 520-524 comprises a block transfer size 508, a stream ID number 510, a direction of transfer 506, a transfer request flag 504, and a host interrupt mask bit 502.

The SRQ 402 preferably has a programmable depth and is completely relocateable within the memory space of the relevant peripheral via an SRQ base address register (not shown).

Each data stream identified by a stream ID number 510 in the SRQ 402 has an associated Stream Parameter Table (SPT) 404. The SPT 404 is initialized by the requesting peripheral or host to provide the start address 542 of the data block to be transferred, and the number of data blocks 540 to be transferred. The SPT 404 is preferably located in the same memory map as the SRQ 402, and is also relocateable within the respective memory maps of the host and/or peripheral.

Thus, any device requesting a data transfer inputs an entry 45 520-524 in the SRQ 402 and initializes a corresponding SPT 404. Once the peripheral or host has initialized the relevant data streams for block transfers, the ODT engine 100 will be given a 'GO' command 712 (FIG. 7B) by the requesting peripheral or host to initiate the start of data transfer.

Upon receiving the GO command 712 via the ODT transfer status and control register 604 (FIG. 7B), the ODT engine 100 will monitor the SRQ 402 for a valid request. If a valid request is present in the SRQ 402, then the ODT engine 100 will fetch the corresponding SPT 404 for the data 55 stream and complete the data transfer.

Upon completion of the single block transfer, the ODT engine 100 will update the SRQ entry 520-524 by resetting its transfer request flag in the ODT stream request queue entry 504, and will update the corresponding SPT entry 60 520-524 with new pointers. After going through the entire stream request queue, the ODT engine will reset its transfer request flag in the ODT transfer status and control register 604. The ODT engine 100 will also update the host address pointer 204 in the host memory 110 after each block transfer. 65 This is a useful feature and enables the host driver to query the current position of the buffer pointer 204 relating to the

requesting ODT engine 100 simply by reading a memory location in the host memory 110.

If the ODT engine 100 has reached, e.g., a half buffer mark H as shown in FIG. 3C, it will cause an entry to be made in the host's dynamic stream interrupt queue 202 and will initiate an interrupt to the host (if the interrupt is enabled). The entry 310-324 comprises the status of the interrupt 336 and the data stream ID 338.

The ODT engine 100 will continue to monitor the SRQ

The requesting peripheral can request the transfer of a subsequent block of data by making another entry in the SRQ 402 and issuing a GO command 712 to the ODT engine

In accordance with the disclosed embodiment, buffer pointers 204 (including the wrap-around of buffer pointers at the end of a bank) are handled by the ODT engine 100 without further involvement from the host.

Different modes can be established in the ODT engine 100 based on the needs of the particular application. For instance, the ODT engine 100 can include a code download mode allowing the transfer of up to 16 K words in a single block transfer, i.e., with one SRQ entry 520-524 and a single GO command 712.

The register definitions and operation of the ODT engine 100 are described herein with respect to a modem and audio application. The ODT engine 100 has a wide-range of applications, including but not limited to sample rate conversion, off-loading bulk delays, dynamic coefficient downloading, in-place block processing schemes, and other large block transfers of data or program code.

In general, the disclosed ODT engine 100 supports data transfers of from 1 to 128 independent data streams. Each data stream is associated with its own data storage buffer of, e.g., from 1 to 64 words. Each data stream storage block is on a word aligned boundary.

Moreover, each data stream has its own host cyclic buffer 206 in the host memory 110. Each host cyclic buffer 350, 352 (FIG. 3C) is programmable to be from 4 to 64K Bytes deep. Each host cyclic buffer 350, 352 can overlap, e.g., Direct-Sound memory allotments.

Host applications can query each data stream and determine the current position being transferred within each stream's host cyclic buffer 350, 352 without accessing the registers of the ODT engine 100 and without involvement of the peripheral supporting the memory. The current position can be determined to an accuracy of the number of words in

Bus master accesses to the host system memory 110 will be 32-bit wide accesses with 26 bits of accuracy. The beginning address of the host cyclic buffer 350, 352 of each data stream is on a 4 byte aligned boundary. In the disclosed embodiment, the ODT engine 100 resides within a 64 MByte system memory space.

The ODT engine 100 supports both WORD and DWORD data size transfers across the PCI bus 140 to optimize throughput across the PCI bus 140.

The dynamic host stream interrupt queue (SIQ) 202 allows a host interrupt service routine (ISR) to independently service the ODT engine's interrupt for each data stream. Entries in the dynamic host stream interrupt queue 202 are updated by the relevant ODT engine 100.

The ODT engine 100 identifies which data stream is requesting a block transfer, and passes ODT status information through each entry 520-524 in the stream request queue The ODT engine 100 requires low host MIP overhead in servicing the individual interrupts from the various ODT engines 100a, 100b even when supporting large numbers of data stream transfers.

The ODT engine 100 provides programmable depth control for the dynamic stream interrupt queue 202 up to a maximum of, e.g., 256 word entries. The dynamic stream interrupt queue 202 allows the ODT engine 100 to recognize that the peripheral or host has requested one or more data blocks to be transferred.

Entries in the stream request queue 402 preferably provide sufficient information for the ODT engine 100 to i) identify the data stream block which has been requested for transfer; ii) identify the word size of the data stream block; and iii) identify the direction of transfer for the request. The 15 entries 520-524 in the stream request queue 402 include a request flag bit 504 set by the requesting peripheral and monitored by the relevant ODT engine 100 to determine whether the previously requested data block has already been transferred.

The interrupts to the host 106 are preferably independently maskable to allow the requesting peripheral to make multiple entries in the dynamic stream interrupt queue 202 without requiring an actual interrupt to the host 106 to occur.

The stream request queue 402 has programmable depth ²⁵ control to minimize the amount of RAM required for usage by the ODT engine 100.

The ODT engine 100 supports a transparent transfer mode which allows the peripheral (e.g., including a DSP) to use host system memory as an extension of the peripheral's RAM block size without any involvement by the host 106.

Preferably, the ODT engine 100 does not generate an entry to the dynamic stream interrupt queue 202, and does not generate an interrupt to the host 106. The ODT engine 100 generates an interrupt to the peripheral when the peripheral has reached the end of each host bank, which is half the host cyclic stream buffer as shown in FIG. 3C. This implies two interrupts to the peripheral, one for read (RX) transfers and the other for write (TX) transfers.

The ODT engine 100 does not wait for the peripheral to respond to the interrupt. Instead, the interrupt to the peripheral by the ODT engine 100 would be cleared by the peripheral via a read of an ODT engine interrupt status register. In the disclosed embodiment, the ODT engine's interrupt is double buffered to prevent the peripheral from missing an interrupt event.

The ODT engine 100 allows the peripheral to control where in the data stream cyclic buffer 206 the transfer request is to occur. This implies that the peripheral can 50 control, e.g., 26 bits of the current 32 bit stream pointer 204 used during a block transfer.

The ODT engine 100 supports the transfer of larger than 64 continuous words per stream by allowing a transfer request for the transfer of multiple blocks (1 to 64 words 55 each) without managing any peripheral or host address pointers.

The ODT engine 100 includes an auto-increment flag bit which the peripheral would set once. This bit is used by the ODT engine 100 to indicate that the next peripheral address 60 which will be used by the ODT engine 100 for the beginning of the next block transfer will be stored back into the peripheral's RAM as part of the Stream Parameter Table (SPT) 404. The default value of this auto-increment flag bit assumes that the peripheral is not using auto-increment 65 mode, and that the peripheral is responsible for updating the peripheral's address if necessary.

Since this feature may be used to download agent code, e.g., DSP code, "on-the-fly", the peripheral requires an interrupt from the ODT engine 100 indicating that a set of multiple consecutive entries for a given data stream has been transferred.

All data stream transfer information is preferably grouped per stream by the ODT engine 100 in a common area in memory, i.e., in the SPT 404.

Each stream's block data storage area in memory is allowed to be allocated in independent, non-contiguous areas, i.e., stream data storage. Each stream's host cyclic buffer storage area is allocated in separate independent noncontiguous areas as well.

In accordance with the principles of the present invention, the ODT registers for the ODT engine 100 of each peripheral device are distributed among the respective peripheral devices. Moreover, the ODT registers are accessible by the host or another peripheral.

Preferably, in the ODT engine 100, maskable peripheral interrupts are established for the following:

- (a) When the ODT engine 100 has detected a collision with the host 106 due to the host not clearing the HI bit 532 in the stream parameter table 404.
- (b) When the ODT engine 100 has completed a stream transfer and the ODT engine 100 passes a stream ID number 718 via the ODT transfer status and control register 604. This interrupt is preferably self-cleared when the peripheral reads the ODT transfer status and control register 604.
- (e) When the ODT engine 100 has detected a collision with the dynamic stream interrupt queue 202 via the MSB bit 330 (FIG. 3A) not being cleared. The host 106 must service each stream's cyclic buffer 350, 352 indicated by each entry in the dynamic stream interrupt queue 202, then clear the MSB bit 330 in the relevant entry to inform the ODT engine 100 that the host 106 has completed the relevant cyclic buffer service request.
- (d) When the ODT engine 100 has detected a wait to access to the peripheral RAM 804, in which case the ODT engine 100 will generate an interrupt. This interrupt is preferably cleared by a read of the ODT transfer status and control register 604 by the peripheral.
- (e) When the ODT engine 100 has detected a PCI bus event that has caused a PCI bus latency counter to time-out, or a premature termination of a PCI bus master access, either of which causes a maskable interrupt. Preferably, this interrupt is cleared by a read of the ODT transfer status and control register 604 by the peripheral.
- (g) When an emergency ODT engine stop condition has occurred due to a mis-match of ODT's upper 6 Bits of the host interrupt queue pointer register 204 with the declared range of the host Interrupt queue pointer register 204. When this state has been detected, the ODT engine 100 will immediately halt and terminate a current block transfer, then cause a non-maskable (or maskable) interrupt to the peripherals and to the host 106.

A maskable interrupt may be generated for the host 106 when the ODT engine 100 has completed one or a multiple number of stream's block transfer, and ODT engine 100 will generate a maskable interrupt to the host 106. This interrupt from ODT engine 100 is intended to be used by the host 106 to manage specified stream's cyclic buffers 206. This inter-

rupt is cleared when the host 106 reads the relevant entry in the dynamic stream interrupt queue 202.

Another maskable interrupt may be generated for the host 106 when the ODT engine 100 has detected a collision with the dynamic stream interrupt queue 202 via its MSB bit 330 5 not being cleared. The host 106 must service each stream's cyclic buffer 206 indicated by each entry in the dynamic stream interrupt queue 202, then clear the MSB 774 (or other designated bit) in the relevant entry to inform the ODT engine 100 that the host 106 has completed the relevant cyclic buffer service request. This interrupt is preferably cleared when the host 106 reads the dynamic stream interrupt queue 202.

Thus, in accordance with the principles of the present invention, an efficient, high capacity, flexible, and distributed block data transfer system is provided.

While the invention has been described with reference to the exemplary embodiments thereof, those skilled in the art will be able to make various modifications to the described 20 embodiments of the invention without departing from the true spirit and scope of the invention.

What is claimed is:

- 1. A block memory transfer module comprising:
- a start address for a block of memory to be transferred, maintained in memory of a first device; and
- a length of said block of memory to be transferred, maintained in memory of a second device separate from said first device;
- wherein said length of said block of memory to be transferred is variable without requiring intervention by said first device.
- 2. The block memory transfer module according to claim 1, wherein:

said first device is a host.

- The block memory transfer module according to claimwherein:
- said second device is a peripheral device including said 40 block of memory.
- 4. The block memory transfer module according to claim
- said second device is a peripheral device including said block of memory.
- 5. The block memory transfer module according to claim 1, further comprising:
 - a burst type data transfer bus between said first device and said second device.
- 6. The block memory transfer module according to claim 50 5, wherein:
 - said burst type data transfer bus is a Peripheral Components Interface bus.
- 7. The block memory transfer module according to claim 6, wherein: 55
 - said first device is a host processor of a personal computer; and
 - said second device is a peripheral in said personal comnuter.
- 8. A method of transferring a large plurality of blocks of data over separate data transfer channels, said method comprising:
 - distributing a plurality of data transfer engines among respective devices connected to a data bus, each data 65 transfer engine including a length of a respective at least one of said plurality of blocks of data;

maintaining a centralized data buffer in a host relating to one of a source and destination of each of said plurality of blocks of data to be transferred;

transferring each of said plurality of blocks of data over a separate one of said plurality of data transfer channels based on said length of said plurality of blocks of data established by each of said distributed plurality of data transfer engines; and

changing said length of said respective at least one of said plurality of blocks of data without requiring intervention by said host.

9. The method of transferring a large plurality of blocks of data over separate data transfer channels according to claim 8, said method further comprising:

- maintaining a centralized start address relating to a starting address of a source of each of said plurality of blocks of data to be transferred separate from a storage device for storing said lengths of said plurality of blocks of data.
- 10. The method of transferring a large plurality of blocks of data over separate data transfer channels according to claim 8, wherein:

said data buffer is cyclic.

11. The method of transferring a large plurality of blocks of data over separate data transfer channels according to claim 8, wherein:

said data bus is a burst type data transfer bus.

12. The method of transferring a large plurality of blocks of data over separate data transfer channels according to claim 11, wherein:

said burst type data transfer bus is a PCI bus.

13. The method of transferring a large plurality of blocks of data over separate data transfer channels according to claim 8, wherein:

said large plurality is more than seven.

- 14. Apparatus for transferring a large plurality of blocks of data over separate data transfer channels, said method comprising:
- a plurality of data transfer means for transferring at least one block of data, said plurality of data transfer means being distributed among a respective plurality of devices connected to a data bus, each data transfer means including a length of a respective at least one of said plurality of blocks of data;
- centralized data buffer means maintained in a host for containing one of a source and destination of each of said plurality of blocks of data to be transferred;
- means for transferring each of said plurality of blocks of data over a separate one of said plurality of data transfer channels based on said length of said plurality of blocks of data established by each of said distributed plurality of data transfer engines;
- means for changing said length of said respective at least one of said plurality of blocks of data without requiring intervention by said host.
- 15. The apparatus for transferring a large plurality of blocks of data over separate data transfer channels according to claim 14, further comprising:
 - means for maintaining a centralized start address relating to a starting address of a source of each of said plurality of blocks of data to be transferred separate from a storage device for storing said lengths of said plurality of blocks of data.
- 5 16. The apparatus for transferring a large plurality of blocks of data over separate data transfer channels according to claim 14, wherein:

14

said centralized data buffer means is cyclic.

17. The apparatus for transferring a large plurality of blocks of data over separate data transfer channels according to claim 14, wherein:

said data bus is a burst type data transfer bus.

18. The apparatus for transferring a large plurality of blocks of data over separate data transfer channels according to claim 17, wherein:

said burst type data transfer bus is a PCI bus.

19. The apparatus for transferring a large plurality of blocks of data over separate data transfer channels according to claim 14, wherein:

said large plurality is more than seven.

20. A system adapted for transferring a large plurality of blocks of data over separate data transfer channels, said system comprising:

a plurality of computer devices each comprising a respective data transfer engine, each of said plurality of computer devices interconnected via a data bus, each data transfer engine including storage for a length of a respective at least one of said plurality of blocks of data; and a host computer device including a centralized data buffer relating to one of a source and destination of each of said plurality of blocks of data to be transferred, said host computer device including a starting address of each of said plurality of blocks of data;

wherein said length of said respective at least one of said plurality of blocks of data is variable without requiring intervention by said host computer device.

21. The system adapted for transferring a large plurality of blocks of data over separate data transfer channels according to claim 20, wherein:

said data bus is a PCI bus.

22. The system adapted for transferring a large plurality of blocks of data over separate data transfer channels according to claim 20, wherein:

said data bus is a burst type data bus.

07/08/2004, EAST Version: 1.4.1